		11-6		
	13.	N 1 2004 (S)	Atty Docket No. TRA-078	Serial No. 10/647,018
INFOR	A	DISCLOSUSE CITATION	ဂြွဲZahi Abuhamdeh et al.	
		P. P	4 2004 Filed August 22, 2003	Group
	OTHE	R DOCUMENTS (MEDI	uthor, Title, Date, Pertinent	Pages, Etc.)
2/10/06	DG	"SCANSTA 101 Low Voltage IEEE 1149.1 STA Master", Specification Rev. DS101215, National Semiconductor Inc.; October, 2002		
2/10/06	DE	"IEEE Std. 1149.1 (JTAG) TAP Masters with 8-BIT Generic Host Interfaces" Embedded Test-Bus Controllers; SCBS676D-December 1996-Revised 8/2002		
2/10/06 2/10/06 2/10/06	DG	"IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices", ALTERA September 2000, ver. 4.05; Application Note 39		
10/06	06	"A Brief Introduction to the JTAG Boundary Scan Interface", Nick Patavalis, Athens; November 8, 2001		
			-	
				•
		1	- · · · · · · · · · · · · · · · · · · ·	
EXAMINER (	DDS		DATE CONSIDERED _	2/10/06

..